v10 · Tags · fpga-ip / amd-xilinx-ip / ip-slow-control-ROC-chips

v10

- merge startproject altera and xilinx files in 1 file
- automatize configuration.tcl file
- accept * in tool version to accept all