Skip to content
GitLab
Explore
Sign in
Register
Primary navigation
Search or go to…
Project
A
agilex_LL_firmware
Manage
Activity
Members
Labels
Plan
Issues
Issue boards
Milestones
Wiki
Code
Merge requests
Repository
Branches
Commits
Tags
Repository graph
Compare revisions
Build
Pipelines
Jobs
Pipeline schedules
Artifacts
Deploy
Releases
Package Registry
Container Registry
Model registry
Operate
Environments
Terraform modules
Monitor
Incidents
Analyze
Value stream analytics
Contributor analytics
CI/CD analytics
Repository analytics
Model experiments
Help
Help
Support
GitLab documentation
Compare GitLab plans
Community forum
Contribute to GitLab
Provide feedback
Keyboard shortcuts
?
Snippets
Groups
Projects
Show more breadcrumbs
Baptiste LEFEVRE
agilex_LL_firmware
Graph
0ff0dc2d68b9bb9aed182cd5669674927f43c2ac
Select Git revision
Branches
2
2-simplest-demo
master
default
protected
2 results
You can move around the graph by using the arrow keys.
Begin with the selected commit
Created with Raphaël 2.2.0
30
Sep
10
9
8
7
6
4
Aug
8
Jul
7
6
5
Update README.md
master
master
connect pcie to rst_release inside bus
2-simplest-demo
2-simplest-demo
no more reset bridge (still works)
connect JTAG reset on PCIe (still works)
reduce again (still works)
shift pio address to 0 (useless)
keep only masters+pio ans the external reset
Merge branch 'jtag_clk_350M' into 'master'
Change jtag clock to 350MHz(pcie app clock)
Merge branch '1-update-project' into 'master'
update gitignore
New project
Merge branch 'baptiste_dev' into 'master'
try to correct bus addresses
Merge branch 'baptiste_dev' into 'master'
first ok compilation
initial repo
Initial commit
Loading